Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Jia Zhen Zheng is active.

Publication


Featured researches published by Jia Zhen Zheng.


IEEE Transactions on Electron Devices | 2003

Localized oxide degradation in ultrathin gate dielectric and its statistical analysis

Wei Yip Loh; Byung Jin Cho; M. F. Li; Daniel S. H. Chan; Chew Hoe Ang; Jia Zhen Zheng; Dim-Lee Kwong

Conventional oxide reliability studies determine oxide lifetime by measuring the time to breakdown or quasi-breakdown (QB). In ultrathin gate oxides with T/sub ox/<14 /spl Aring/, however, it is hard to observe breakdown or QB under typical stress conditions. Instead, the gate leakage current shows a continuous increase over the entire time period of electrical stress. As the magnitude of the gate current density increase eventually becomes too high to be acceptable for normal device operation, a lifetime criterion based on the increase in gate leakage current is proposed. Our paper also shows that the area-dependence of the gate leakage current density increase in 13.4 /spl Aring/ oxides is different from that in thicker oxide films, indicating a localized and discrete property of the leakage current. It has also been observed that the oxide lifetime based on the new lifetime criterion is shorter when the gate area is smaller, as opposed to the conventional area dependence of time-to-breakdown test. A simple model consisting of multiple degraded spots is proposed and it has been shown that localized gate leakage current can be described by Weibulls statistics for multiple degraded spots.


Microelectronic Device and Multilevel Interconnection Technology II | 1996

Comparison of spin-on materials in IMD planarization

Simon Chooi; Chew-Hoe Ang; Jia Zhen Zheng; Lap Chan

This paper describes the characterization of an etchback process for the new AlliedSignals Accuspin 418 and Hitachi Chemicals HSG R7-13 low dielectric constant silsesquioxane spin-on polymers and the application to the inter-metal dielectric scheme of a 0.35 micrometers device. A comparison with a conventional polysiloxane spin-on glass (AlliedSignals Accuglass 214) is also briefly discussed. The predominant factor affecting the selectivity of PECVD oxide to spin-on polymer is the CHF3CF4 flow. A low selectivity in which the spin-on polymer etches faster was found to rid of spin-on polymer on top of large metal features where vias may be cut while simultaneously leaving behind sufficient oxide on top of metal lines and the spin-on polymer in the metal spaces. After etchback, a thick PECVD oxide is deposited and planarized by chemical mechanical polishing.


Archive | 1997

Method for shallow trench isolation

Jia Zhen Zheng; Charlie Wee Song Tay; Wei Lu; Lap Chan


Archive | 2002

Method to form a self-aligned CMOS inverter using vertical device integration

Ravi Sundaresan; Yang Pan; James Yong Meng Lee; Ying Keung Leung; Yelehanka Ramachandramurthy Pradeep; Jia Zhen Zheng; Lap Chan; Elgin Quek


Archive | 2001

Method to form transistors with multiple threshold voltages (VT) using a combination of different work function gate materials

Ravi Sundaresan; Yang Pan; James Yong Meng Lee; Ying Keung Leung; Yelehanka Ramachandramurthy Pradeep; Jia Zhen Zheng; Lap Chan; Elgin Quek


Archive | 2002

Method of fabricating a CMOS device with integrated super-steep retrograde twin wells using double selective epitaxial growth

Chew Hoe Ang; Wenhe Lin; Jia Zhen Zheng


Archive | 2002

Method of forming a shallow trench isolation structure featuring a group of insulator liner layers located on the surfaces of a shallow trench shape

Jia Zhen Zheng; Soh Yun Siah; Chew Hoe Ang


Archive | 2001

Method to form a balloon shaped STI using a micro machining technique to remove heavily doped silicon

Ying Keung Leung; Yelehanka Ramachandramurthy Pradeep; Jia Zhen Zheng; Lap Chan; Elgin Quek; Ravi Sundaresan; Yang Pan; James Yong Meng Lee


Archive | 2002

Method for forming L-shaped spacers with precise width control

Chew Hoe Ang; Eng Hua Lim; Wenhe Lin; Jia Zhen Zheng


Archive | 1999

Damascene process for forming coplanar top surface of copper connector isolated by barrier layers in an insulating layer

Lap Chan; Jia Zhen Zheng

Collaboration


Dive into the Jia Zhen Zheng's collaboration.

Top Co-Authors

Avatar

Elgin Quek

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Lap Chan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Ravi Sundaresan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Yang Pan

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Ying Keung Leung

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Chew Hoe Ang

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

James Yong Meng Lee

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Purakh Raj Verma

Chartered Semiconductor Manufacturing

View shared research outputs
Top Co-Authors

Avatar

Daniel Yen

Chartered Semiconductor Manufacturing

View shared research outputs
Researchain Logo
Decentralizing Knowledge