Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hidehiko Fujisaki is active.

Publication


Featured researches published by Hidehiko Fujisaki.


electronic components and technology conference | 2006

High-performance flip-chip BGA technology based on thin-core and coreless package substrate

Masateru Koide; Kenji Fukuzono; H. Yoshimura; Toshihisa Sato; K. Abe; Hidehiko Fujisaki

A new organic build-up substrate packaging technology was developed in Fujitsu for high-end servers, where lower V-G impedance on substrate and thermal resistance are realized by applying metallic thermal injection materials. In the present paper, two important accomplishments in assembling process, eliminating voids with metallic thermal injection and controlling substrate flatness on mounting large LSIs, are investigated, and evaluated


electronic components and technology conference | 2017

Development of CPU Package Embedded with Multilayer Thin Film Capacitor for Stabilization of Power Supply

Tomoyuki Akahoshi; Daisuke Mizutani; Kei Fukui; Seigo Yamawaki; Hidehiko Fujisaki; Manabu Watanabe; Masateru Koide

This paper proposes a method of improving power delivery in a CPU package substrate with multilayer thin film capacitors (TFCs). Because TFC embedded technology can reduce the inductance of power delivery path, it can stabilize the power supply to the CPU. Higher permittivity, thinner layer thickness and wider conductor plane area results in larger capacitance. To further stabilize the power supply, we developed a package structure with an embedded double TFC layer that can double the capacitance. The double TFC embedded package was formed by laminating two TFCs to the top and bottom of the core layers in a build–up substrate. Through verification using test vehicles, it was confirmed that electrical performance was significantly improved with the double TFC. Also, it was demonstrated that the criteria of the capacitance and insulation resistance were satisfied in the product reliability tests.


electronic components and technology conference | 2017

Development of Large Size CPU Package Structure Using Embedded Thin Film Capacitor Package Substrate

Kenji Fukuzono; Manabu Watanabe; Daisuke Mizutani; Tomoyuki Akahoshi; Hidehiko Fujisaki; Seigo Yamawaki; Kei Fukui

This paper reports on a large-size CPU package for UNIX servers which employs embedded thin film capacitor layers. The substrate of this package has two thin film capacitor layers in the surface of the core layer, which has a capacitance of 25 uF in total. In order to adopt this package substrate, we confirmed the effect of the thin film capacitor layers on the package assembly process. We actually measured mechanical characteristics and the coefficient of thermal expansion (CTE), and confirmed that we can use it like conventional package substrates. This package has passed the preprocessing and subsequent environmental test on JEDEC Level 4, and we think that a high-quality package has been developed this time. Fujitsu adopted a low melting point solder BGA from a previous-generation package. Its composition is Sn-57Bi-1.0Ag. However, this solder has an issue with deformation after a low-temperature reflow profile for the solder ball attachment process on the package. In this work, we were able to find the cause of this phenomenon, and by changing the Ag content from 1.0% to 0.4%, we achieved a complete low-temperature assembly process. In addition, BGA connection reliability was confirmed.


Archive | 1997

Method for manufacturing a suspension element for a magnetic head

Yukio Miyazaki; Hitoshi Suzuki; Hidehiko Fujisaki; Koji Nakamura; Mitsuo Yamashita; Masami Nakajyoh; Masashi Takada


electronic components and technology conference | 2018

A Novel Inorganic Substrate by Three Dimensionally Stacked Glass Core Technology

Toshiki Iwai; Taiji Sakai; Daisuke Mizutani; Seiki Sakuyama; Kenji Iida; Takayuki Inaba; Hidehiko Fujisaki; Yoshinori Miyazawa


cpmt symposium japan | 2017

Development of large-size CPU package structure using embedded thin film capacitor substrate

Masateru Koide; Kenji Fukuzono; Manabu Watanabe; Hidehiko Fujisaki; Seigo Yamawaki; Kei Fukui; Daisuke Mizutani; Tomoyuki Akahoshi; Kazuhiro Nonomura; Hiroyuki Adachi; Jun Yamada


Archive | 2016

MULTILAYER BOARD AND METHOD OF MANUFACTURING MULTILAYER BOARD

Junichi Kanai; Yasuhiro Karahashi; Hirofumi Kobayashi; Shunsuke Kogoi; Junichi Murayama; Koji Komemura; Hidehiko Fujisaki


Archive | 2015

Multilayer substrate and manufacturing method of the multilayer substrate

淳一 金井; Junichi Kanai; 靖弘 唐橋; Yasuhiro Karahashi; 啓良 小林; Hiroyoshi Kobayashi; 駿輔 小古井; Shunsuke Kogoi; 淳一 村山; Junichi Murayama; 浩二 米村; Koji Yonemura; 秀彦 藤崎; Hidehiko Fujisaki


Archive | 2014

Laminated substrate and method of manufacturing laminated substrate

Takumi Hasegawa; Hidehiko Fujisaki


エレクトロニクス実装学会誌 | 2008

High-performance flip-chip BGA technology based on thin-core and coreless package substrate (ICEP2007英文論文特集)

Masateru Koide; Kenji Fukuzono; Toshihisa Sato; Kenichiro Abe; Hidehiko Fujisaki

Collaboration


Dive into the Hidehiko Fujisaki's collaboration.

Researchain Logo
Decentralizing Knowledge