Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hyungki Huh is active.

Publication


Featured researches published by Hyungki Huh.


IEEE Journal of Solid-state Circuits | 2002

A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems

Yido Koo; Hyungki Huh; Yongsik Cho; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee; Deog-Kyoon Jeong; Wonchan Kim

This paper presents the design of a fully-integrated CMOS frequency synthesizer for PCS- and cellular-CDMA wireless systems. The proposed charge-averaging charge pump scheme suppresses fractional spurs and the VCO combined with coarse tuning improves phase noise characteristics. The improved architecture of the dual-path loop filter makes it possible to implement a large time constant on a chip. Fabricated in 0.35-/spl mu/m CMOS technology, this circuit provides 10 kHz channel spacing with phase noise of -106 dBc/Hz at 100 kHz offset. Power dissipation is 60 mW with 3.0 V supply.


international solid-state circuits conference | 2004

A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump

Hyungki Huh; Young-Ho Koo; Kang-yoon Lee; Yeonkyeong Ok; Sungho Lee; Daehyun Kwon; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee; Deog-Kyoon Jeong; Wonchan Kim

A fully integrated dual-band frequency synthesizer in 0.35 /spl mu/m CMOS technology achieves a phase noise of -141 dBc/Hz at 1.25 MHz offset in the PCS band with a reference frequency doubler. Fractional spurs are reduced by 8.6 dB at 50 kHz offset with a replica compensated charge pump.


IEEE Journal of Solid-state Circuits | 2005

Comparison frequency doubling and charge pump matching techniques for dual-band /spl Delta//spl Sigma/ fractional-N frequency synthesizer

Hyungki Huh; Yido Koo; Kang-yoon Lee; Yeonkyeong Ok; Sungho Lee; Daehyun Kwon; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee; Deog-Kyoon Jeong; Wootae Kim

The frequency synthesizer with two LC-VCOs is fully integrated in a 0.35-/spl mu/m CMOS technology. In supporting dual bands, all building blocks except VCOs are shared. A current compensation scheme using a replica charge pump improves the linearity of the frequency synthesizer and, thus, suppresses spurious tones. To reduce the quantization noise from a /spl Delta//spl Sigma/ modulator and the noise from the building blocks except the VCO, the proposed architecture uses a frequency doubler with a noise-insensitive duty-cycle correction circuit (DCC) in the reference clock path. Power consumption is 37.8 mW with a 2.7-V supply. The proposed frequency synthesizer supports 10-kHz channel spacing with the measured phase noise of -114 dBc/Hz and -141 dBc/Hz at 100-kHz and 1.25-MHz offsets, respectively, in the PCS band. The fractional spurious tone at 10-kHz offset is under -54 dBc.


Archive | 2002

Fractional-N frequency synthesizer with fractional compensation method

Hyungki Huh; Eunseok Song; Kang Yoon Lee; Yido Koo; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee


Archive | 2001

Sample and hold type fractional-N frequency synthesizer

Jeong-Woo Lee; Yido Koo; Kang Yoon Lee; Eunseok Song; Hyungki Huh; Joonbae Park; Kyeongho Lee


Archive | 2004

Integrated circuit package having an inductance loop formed from a multi-loop configuration

Yido Koo; Hyungki Huh; Kang Yoon Lee; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee


Archive | 2004

Integrated circuit package having inductance loop formed from same-pin-to-same-bonding-pad structure

Yido Koo; Hyungki Huh; Kang Yoon Lee; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee


Archive | 2004

Integrated circuit package having inductance loop formed from a bridge interconnect

Yido Koo; Hyungki Huh; Kang Yoon Lee; Jeong-Woo Lee; Joonban Park; Kyeongho Lee


Archive | 2004

Boitier de circuit integre presentant une boucle d'inductance formee a partir d'une structure de connexion d'une meme broche a un meme plot de connexion

Yido Koo; Hyungki Huh; Kang Yoon Lee; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee


Archive | 2004

Boitier de circuit integre possedant une boucle d'induction formee a partir d'une structure connectant une meme broche sur un meme plot de soudure

Yido Koo; Hyungki Huh; Kang Yoon Lee; Jeong-Woo Lee; Joonbae Park; Kyeongho Lee

Collaboration


Dive into the Hyungki Huh's collaboration.

Top Co-Authors

Avatar

Jeong-Woo Lee

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Kyeongho Lee

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Joonbae Park

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Yido Koo

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Eunseok Song

Seoul National University

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Sungho Lee

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Wonchan Kim

Seoul National University

View shared research outputs
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge