Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where J. Van Steenbergen is active.

Publication


Featured researches published by J. Van Steenbergen.


Applied Physics Letters | 2004

Deposition of HfO2 on germanium and the impact of surface pretreatments

S. Van Elshocht; Bert Brijs; Matty Caymax; Thierry Conard; T. Chiarella; S. De Gendt; B. De Jaeger; S. Kubicek; Marc Meuris; Bart Onsia; O. Richard; Ivo Teerlinck; J. Van Steenbergen; Chao Zhao; M. Heyns

The deposition behavior of HfO2 by metalorganic chemical vapor deposition on germanium has been investigated. HfO2 films can be deposited on Ge with equally good quality as compared to high-k growth on silicon. Surface preparation is very important: compared to an HF-last, NH3 pretreatments result in smoother films with strongly reduced diffusion of germanium in the HfO2 film, resulting in a much better electrical performance. We clearly show that much thinner interfacial layers can be obtained, approximately half the thickness of what is typically found for depositions on silicon, suggesting the possibility of more aggressive equivalent oxide thickness∕leakage scaling.


IEEE Electron Device Letters | 2006

New interface state density extraction method applicable to peaked and high-density distributions for Ge MOSFET development

K. Martens; Brice De Jaeger; Renaud Bonzom; J. Van Steenbergen; Marc Meuris; G. Groeseneken; Herman Maes

A method for extracting parameters of weakly Fermi-level pinned germanium (Ge) capacitors is introduced. This method makes progress toward a more generally valid reliable interface state parameter extraction. Such a general method is needed to evaluate and explain the behavior of Ge MOS capacitors, which show characteristics deviating considerably from silicon. The encountered weak pinning confirmed by the new extraction method explains the degraded Ge nMOSFET performance.


Applied Physics Letters | 2006

Effect of hafnium germanate formation on the interface of HfO2/germanium metal oxide semiconductor devices

S. Van Elshocht; Matty Caymax; Thierry Conard; S. De Gendt; Ilse Hoflijk; Michel Houssa; B. De Jaeger; J. Van Steenbergen; Marc Heyns; Marc Meuris

We have studied the thermal stability of HfO2 thin layers on germanium and the substrate interface development. HfO2 was deposited on Ge substrates and annealed in O2 or N2 at 500°C (substrate temperature). After O2 anneal, we observed the formation of hafnium germanate, which is stable at 500°C in N2 as opposed to GeO2 that desorbs as GeO. We believe that this hafnium germanate is an oxygen barrier and as such is at the origin of the much thinner interface between HfO2 and germanium as compared to silicon. In addition, results suggest that the HfGeOx is related to the high interface state density frequently reported for germanium metal oxide semiconductor devices.


Applied Physics Letters | 2005

Experimental and theoretical evidence for vacancy-clustering-induced large voids in Czochralski-grown germanium crystals

S Hens; Jan Vanhellemont; Dirk Poelman; Paul Clauws; Igor Romandic; Antoon Theuwis; Frank Holsteyns; J. Van Steenbergen

Optical inspection of polished Czochralski-grown Ge wafers typically reveals the presence of surface pits similar to the Crystal Originated Particles (COP’s) observed in silicon but in a wider variety of sizes and shapes. Computer simulation of vacancyclustering during the Cz germaniumcrystal growth suggests that the surface pits originate from large voids formed by the diffusion-limited clustering of an excess of vacancies.


european solid state circuits conference | 2004

Ge deep sub-micron pFETs with etched TaN metal gate on a high-k dielectric, fabricated in a 200mm silicon prototyping line

B. De Jaeger; Michel Houssa; Alessandra Satta; S. Kubicek; Peter Verheyen; J. Van Steenbergen; Jeroen Croon; Ben Kaczer; S. Van Elshocht; Annelies Delabie; Eddy Kunnen; Erik Sleeckx; I. Teerlinck; Richard Lindsay; Tom Schram; T. Chiarella; Robin Degraeve; Thierry Conard; Jef Poortmans; G. Winderickx; Werner Boullart; Marc Schaekers; Paul Mertens; Matty Caymax; Wilfried Vandervorst; E. Van Moorhem; S. Biesemans; K. De Meyer; Lars-Ake Ragnarsson; S. Lee

We report for the first time on deep sub-micron Ge pFETs with physical gate lengths down to 0.151 /spl mu/m. The devices are made using a silicon-like process flow, with a directly etched gate stack consisting of TaN gate on an ALD or MOCVD HfO/sub 2/ dielectric. Promising drive currents are found. Various issues such as the severe short channel effects (SCE), the increased diode leakage compared to Si and the high amount of interface states (N/sub it/) are addressed. The need for an alternative Ge substrate pre-treatment and subsequent high-k gate dielectric deposition to push EOT values below 1 nm is illustrated.


Archive | 2007

Germanium Deep-Submicron p -FET and n -FET Devices, Fabricated on Germanium-On-Insulator Substrates

Marc Meuris; B. De Jaeger; J. Van Steenbergen; R. Bonzom; Matty Caymax; Michel Houssa; Ben Kaczer; Frederik Leys; K. Martens; Karl Opsomer; A. M. Pourghaderi; A. Satta; Eddy Simoen; V. Terzieva; E. Van Moorhem; G. Winderickx; Roger Loo; Trudo Clarysse; Thierry Conard; Annelies Delabie; David Hellin; T. Janssens; Bart Onsia; Sonja Sioncke; Paul Mertens; J. Snow; S. Van Elshocht; Wilfried Vandervorst; P. Zimmerman; D.P. Brunco

A key challenge in the engineering of Ge MOSFETs is to develop a proper Ge surface passivation technique prior to high-κ dielectric deposition to obtain low interface state density and high carrier mobility. A review on some possible treatments to passivate the Ge surface is discussed. Another important aspect is the activation of p- and n-type dopants to form the active areas in devices. Finally, Ge deep submicron n- and p-FET devices fabricated with this technique on germanium-on-insulator substrates, yield promising device characteristics, showing the feasibility of these substrates.


european solid-state device research conference | 2006

Germanium FETs and capacitors with rare earth CeO2/HfO2 gates

A. Dimoulas; Y. Panayiotatos; A. Sotiropoulos; P. Tsipas; D. P. Brunco; Gareth Nicholas; J. Van Steenbergen; Florence Bellenger; Michel Houssa; Matty Caymax; Marc Meuris

Long channel Ge FETs and capacitors with CeO2/HfO2/TiN gates were fabricated by photolithography and gate wet etch. Rare earth CeO2 in direct contact with Ge was used as a passivating layer producing lowest Dit values in the mid 1011 eV?1 cm?2 range. HfO2 cap reduces leakage and improves equivalent oxide thickness scaling of the whole gate stack. The p-FETs show exceptionally high ION/IOFF ratio ~ 106, mainly due to low OFF current, and peak channel mobility around 80 cm2/Vs. The n-FETs, although functional, show inferior performance producing ON currents an order of magnitude lower compared to p-FETs.


international semiconductor device research symposium | 2003

Physical characterization of HfO/sub 2/ deposited on Ge substrates by MOCVD

S. Van Elshocht; Bert Brijs; Matty Caymax; Thierry Conard; S. De Gendt; S. Kubicek; Marc Meuris; Bart Onsia; Olivier Richard; I. Teerlinck; J. Van Steenbergen; Chao Zhao; Marc Heyns

In this paper, we study the growth properties of HfO/sub 2/ on Ge by MOCVD, using TDEAH and O/sub 2/ precursors and compare the results to similar layers deposited on silicon substrates. Analysis techniques include ellipsometry, Rutherford Backscattering Spectra (RBS), transmission electron microscopy (TEM),X-ray diffraction (XRD), and time of flight secondary ion mass spectroscopy (TOFSIMS).


Journal of The Electrochemical Society | 2008

Germanium MOSFET Devices: Advances in Materials Understanding, Process Development, and Electrical Performance

David P. Brunco; B. De Jaeger; Geert Eneman; Jerome Mitard; Geert Hellings; Alessandra Satta; Valentina Terzieva; Laurent Souriau; Frederik Leys; Geoffrey Pourtois; Michel Houssa; G. Winderickx; E. Vrancken; Sonja Sioncke; Karl Opsomer; Gareth Nicholas; Matty Caymax; Andre Stesmans; J. Van Steenbergen; Paul Mertens; Marc Meuris; Marc Heyns


Microelectronic Engineering | 2005

Optimisation of a thin epitaxial Si layer as Ge passivation layer to demonstrate deep sub-micron n- and p-FETs on Ge-On-Insulator substrates

B. De Jaeger; Renaud Bonzom; Frederik Leys; O. Richard; J. Van Steenbergen; G. Winderickx; E. Van Moorhem; G. Raskin; Fabrice Letertre; T. Billon; Marc Meuris; Marc Heyns

Collaboration


Dive into the J. Van Steenbergen's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar

Matty Caymax

Katholieke Universiteit Leuven

View shared research outputs
Top Co-Authors

Avatar

B. De Jaeger

Katholieke Universiteit Leuven

View shared research outputs
Top Co-Authors

Avatar

Thierry Conard

Katholieke Universiteit Leuven

View shared research outputs
Top Co-Authors

Avatar

Michel Houssa

Katholieke Universiteit Leuven

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

S. Van Elshocht

Katholieke Universiteit Leuven

View shared research outputs
Top Co-Authors

Avatar

G. Winderickx

Katholieke Universiteit Leuven

View shared research outputs
Top Co-Authors

Avatar

S. De Gendt

Katholieke Universiteit Leuven

View shared research outputs
Researchain Logo
Decentralizing Knowledge