Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Jeng-Jiun Yang is active.

Publication


Featured researches published by Jeng-Jiun Yang.


IEEE Transactions on Electron Devices | 2010

Physics, Technology, and Modeling of Complementary Asymmetric MOSFETs

Constantin Bulucea; Sandeep R. Bahl; William French; Jeng-Jiun Yang; Pascale Francis; Tikno Harjono; Vijay Krishnamurthy; Jon Tao; Courtney Parker

The physics, technology, and modeling of complementary asymmetric MOSFETs are reviewed and illustrated with statistically representative silicon data from a recent manufacturing implementation, in which the transistors for the secondary power supply voltage are offered in asymmetric and symmetric constructions. The in-depth analysis of the device physics of asymmetric transistors provides new insights into their physical operation and into the operation of transistors using halo implants in general. The variability, matching, and noise implications of using halo implants are also analyzed, concluding that both asymmetric and symmetric devices need to be offered for uncompromised circuit design. The challenges associated with the compact modeling the asymmetric transistors are also reviewed and illustrated. The preferred manufacturing implementation uses retrograde wells with no dopant fillers at the surface, while avoiding the drain-to-source punch-through by source-side-only halo implants. In addition to the known switching speed and maximum voltage gain advantages of the asymmetric transistors, this particular device architecture offers superior hot-carrier reliability and transistor design flexibility. The availability of retrograde wells enables construction of high-reliability complementary extended-drain MOSFETs for a third higher power supply voltage.


international integrated reliability workshop | 2007

Enhanced PMOS NBTI degradation due to halo implant channeling

Douglas Brisbin; Jeng-Jiun Yang; Sandeep R. Bahl; Courtney Parker

NBTI is a serious reliability concern in state of the art PMOSFET devices. The implementation of nitrided gate oxides to prevent boron penetration has aggravated the NBTI issue. Because of relaxation effects careful stress and measurement techniques (ldquoOn-the-Flyrdquo) must be used for reliable estimation of device lifetime. This abstract describes a unique enhanced NBTI degradation phenomenon in which NBTI induced VT degradation was determine to be directly proportional to the initial VT of the device. Electrical results from special test structures identified halo implant channeling as causing the enhanced NBTI induced degradation behavior.


Archive | 2009

Fabrication of semiconductor structure having asymmetric field-effect transistor with tailored pocket portion along source/drain zone

Jeng-Jiun Yang; Constantin Bulucea; Sandeep R. Bahl


Archive | 2010

Fabrication and structure of asymmetric field-effect transistors using l-shaped spacers

D. Courtney Parker; Donald M. Archer; Sandeep R. Bahl; Constantin Bulucea; William French; Peter Johnson; Jeng-Jiun Yang


Archive | 2010

Configuration and fabrication of semiconductor structure having asymmetric field-effect transistor with tailored pocket portions along source/drain zone

Jeng-Jiun Yang; Constantin Bulucea; Sandeep R. Bahl


Archive | 2009

Configuration and fabrication of semiconductor structure using empty and filled wells

Constantin Bulucea; Sandeep R. Bahl; William French; Jeng-Jiun Yang; Donald M. Archer; D. Courtney Parker; Prasad Chaparala


Archive | 2009

Fabrication of asymmetric field-effect transistors using L-shaped spacers

D. Courtney Parker; Donald M. Archer; Sandeep R. Bahl; Constantin Bulucea; William French; Peter Johnson; Jeng-Jiun Yang


Archive | 2011

Configuration and fabrication of semiconductor structure having bipolar junction transistor in which non-monocrystalline semiconductor spacing portion controls base-link length

Jeng-Jiun Yang; Constantin Bulucea


Archive | 2010

Structure and fabrication of field-effect transistor using empty well in combination with source/drain extensions or/and halo pocket

Constantin Bulucea; Jeng-Jiun Yang; William French; Sandeep R. Bahl; D. Courtney Parker


Archive | 2010

Structure and fabrication of like-polarity field-effect transistors having different configurations of source/drain extensions, halo pockets, and gate dielectric thicknesses

Constantin Bulucea; William French; Donald M. Archer; Jeng-Jiun Yang; Sandeep R. Bahl; D. Courtney Parker

Collaboration


Dive into the Jeng-Jiun Yang's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Jon Tao

National Semiconductor

View shared research outputs
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge