Is this you? Create Your Porfile
Avatar

Jessica Hartwich

Qimonda

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Jessica Hartwich is active.

Explore More

Publication

Featured researches published by Jessica Hartwich.

Archive | 2007

INTEGRATED CIRCUIT AND METHOD OF FORMING AN INTEGRATED CIRCUIT

Lars Dreeskornfeld; Dongping Wu; Jessica Hartwich; Juergen Holz; Arnd Scholz

Archive | 2007

INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT

Lars Dreeskornfeld; Jessica Hartwich; Tobias Mono; Arnd Scholz; Stefan Slesazeck

Archive | 2008

Method of manufacturing integrated circuits including a FET with a gate spacer and a fin

Matthias Goldbach; Jessica Hartwich; Lars Dreeskornfeld; Arnd Scholz; Tobias Mono

Archive | 2007

TRANSISTOR, INTEGRATED CIRCUIT AND METHOD OF FORMING AN INTEGRATED CIRCUIT

Andrew Graham; Jessica Hartwich; Arnd Scholz

Archive | 2008

Method of manufacturing integrated circuits including a fet with a gate spacer

Matthias Goldbach; Jessica Hartwich; Lars Dreeskornfeld; Arnd Scholz; Tobias Mono

Archive | 2008

Field Effect Transistor Arrangement

Jessica Hartwich; Lars Dreeskornfeld; Gernot Steinlesberger

Archive | 2008

Manufacturing method for forming a recessed channel transistor, method for forming a corresponding integrated semiconductor memory device and corresponding self-aligned mask structure

Jessica Hartwich; Andrew Graham; Arnd Scholz; Yimin Wang; Stefan Slesazeck; Lars Heineck; Franz Hofmann

Archive | 2007

Transistor, integrated circuit and methods for fabricating an integrated circuit

Andrew Dr. Graham; Jessica Hartwich; Arnd Scholz

Archive | 2007

Transistor i.e. recessed channel array transistor, for use in memory i.e. dynamic RAM, of integrated circuit, has gate electrode arranged in gate trench, and carbon material corresponding to layer over gate dielectric layer

Andrew Dr. Graham; Jessica Hartwich; Arnd Scholz

Archive | 2007

Herstellungsverfahren zur Bildung eines Transistors mit versenktem Kanal, Verfahren zur Bildung einer entsprechenden integrierten Halbleiterspeichervorrichtung und entsprechende selbstjustierte Maskenanordnung

Andrew Graham; Jessica Hartwich; Lars Heineck; Franz Hofmann; Arnd Scholz; Stefan Slesazeck; Yimin Wang

Explore More

Collaboration

Dive into the Jessica Hartwich's collaboration.

Top Co-Authors
Avatar

Arnd Scholz

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Lars Dreeskornfeld

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Andrew Graham

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Stefan Slesazeck

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Tobias Mono

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Andrew Dr. Graham

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Dongping Wu

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Franz Hofmann

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Lars Heineck

Qimonda

View shared research outputs
Top Co-Authors
Avatar

Matthias Goldbach

Qimonda

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge