Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Jung-yup Kim is active.

Publication


Featured researches published by Jung-yup Kim.


international conference on vlsi and cad | 1999

Improved planarization method using sandwiched hard layer (SHaL) CMP

Jung-yup Kim; B.U. Yoon; S.R. Hah; J.T. Moon; Sang In Lee

CMP uniformity and planarity directly affect the Post-CMP TTV (Total Thickness Variation). Decreased TTV is necessary for successful patterning of devices. The trend in scaling down of device feature size requires smaller TTV and hence tighter CMP performances. The three layer pad stack with IC-1000/hard layer/foam layer (SHaL) was designed to improve the planarity with minimal deterioration of CMP uniformity. SHaL CMP process improves the planarity with negligible effect on uniformity. Reduced CMP time and less ILD oxide is achievable with the SHaL CMP process. Therefore preliminary tests show that improvements in post-CMP TTV can be achieved with reduced CoO. Further enhancements in the efficiency of the process is under investigation.


Archive | 2003

Slurry for chemical mechanical polishing process and method of manufacturing semiconductor device using the same

Young-rae Park; Jung-yup Kim; Bo-Un Yoon; Kwang-Bok Kim; Jae-phill Boo; Jong-Won Lee; Sang-rok Hah; Kyung-hyun Kim; Chang-ki Hong


Archive | 2000

Chemical mechanical polishing method using double polishing stop layer

Jung-yup Kim; Chang-ki Hong


Archive | 2001

Semiconductor device including gate electrode having damascene structure and method of fabricating the same

Hong-kyu Hwang; Young-rae Park; Jung-yup Kim; Jeong-sic Jeon; Bo-Un Yoon; Sang-rok Hah


Archive | 2001

Method and apparatus for supplying chemical-mechanical polishing slurries

Jung-yup Kim; Young-rae Park; Sang-rok Hah


Archive | 2001

Method for fabricating a contact pad of semiconductor device

Young-rae Park; Jung-yup Kim; Bo-Un Yoon; Sang-rok Hah


Archive | 2000

Integrated circuit device isolation methods using high selectivity chemical-mechanical polishing

Tai-su Park; Moon-han Park; Kyung-Won Park; Han-sin Lee; Jung-yup Kim; Chang-ki Hong; Ho-Kyu Kang


Archive | 2001

Methods of planarizing insulating layers on regions having different etching rates

Gee-won Nam; Gi-jong Park; Hong-kyu Hwang; Jun-shik Bae; Young-rae Park; Jung-yup Kim; Bo-Un Yoon; Sang-rok Hah


Archive | 2002

Method of fabricating a semiconductor device using two chemical mechanical polishing processes to polish regions having different conductive pattern densities

Jung-yup Kim; Sang-rok Hah


Archive | 2001

Method for planarizing a semiconductor device using ceria-based slurry

Jung-yup Kim; Young-rae Park; Sang-rok Hah

Collaboration


Dive into the Jung-yup Kim's collaboration.

Researchain Logo
Decentralizing Knowledge