Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Michael V. Aquilino is active.

Publication


Featured researches published by Michael V. Aquilino.


advanced semiconductor manufacturing conference | 2015

Integrated metrology's role in Gas Cluster Ion Beam etch

Taher Kagalwala; R. Dasaka; Michael V. Aquilino; Laertis Economikos; Aron Cepler; Charles Kang; Naren Yellai

Shrinking process windows for advanced processing of complex devices, sub-14nm, require advanced topography control. Within-wafer topography variations impact the uniformity of subsequent layers and can affect yield. Process tools can generally control global uniformity across wafer, but are not well equipped to fine-tune the local (reticle-to-reticle) topography. Advanced new process tools such as the Gas Cluster Ion Beam (GCIB) offer a promising path for improving topography within wafer and from wafer-to-wafer [1, 2]. GCIB uses a highly localized focus beam controlled by location specific processing (LSP) algorithms to achieve the needed planarization corrections. In order to be effective, the LSP algorithms require wafer-specific knowledge on the incoming topography distribution. The beam dwells in different locations on the wafer for different amounts of time in order to vary the amount of material removed. Therefore, the performance of local planarization tools depends on the availability and quality of the metrology data. Integrated scatterometry-based metrology (IM) is the workhorse metrology enabler for inline APC (Advanced Process Control) and monitoring solutions for the Chemical Mechanical Planarization (CMP) and Reactive Ion Etching (RIE) processes. While maintaining equivalent performance to their standalone (SA) scatterometry siblings, IMs are typically mounted on the GCIB tool and dedicated to provide pre and post-process measurements for wafers processed on the tool. They enable real-time per-wafer adjustments to within-lot process knobs due to their proximity to the process.


Archive | 2009

CMOS SIGE CHANNEL PFET AND SI CHANNEL NFET DEVICES WITH MINIMAL STI RECESS

Daniel J. Jaeger; Michael V. Aquilino; Christopher V. Baiocco


Archive | 2012

Semiconductor fin on local oxide

Reinaldo A. Vega; Michael V. Aquilino; Daniel J. Jaeger


Archive | 2012

FORMING FACET-LESS EPITAXY WITH A CUT MASK

Michael V. Aquilino; Byeong Y. Kim; Ying Li; Carl J. Radens


Archive | 2013

Trench isolation structure

Michael V. Aquilino; Reinaldo A. Vega


Archive | 2012

FORMING FACET-LESS EPITAXY WITH SELF-ALIGNED ISOLATION

Michael V. Aquilino; Byeong Y. Kim; Ying Li; Carl J. Radens


Archive | 2011

METHOD FOR CONTROLLING STRUCTURE HEIGHT

Rajasekhar Venigalla; Michael V. Aquilino; Massud Aminpur; Michael P. Belyansky; Unoh Kwon; Christopher D. Sheraw; Daewon Yang


Archive | 2011

HIGH-K METAL GATE DEVICE

Young Way Teh; Michael V. Aquilino; Arifuzzaman (Arif) Sheikh; Yun Ling Tan; Hao Zhang; Deleep R. Nair; Jinghong H. (John) Li


Archive | 2013

STRUCTURE AND METHOD FOR REDUCTION OF VT-W EFFECT IN HIGH-K METAL GATE DEVICES

Michael V. Aquilino; Christopher V. Baiocco; Richard A. Conti; Daniel J. Jaeger; Vijay Narayanan


Archive | 2017

STRUCTURE AND METHOD TO PREVENT EPI SHORT BETWEEN TRENCHES IN FINFET EDRAM

Michael V. Aquilino; Veeraraghavan S. Basker; Kangguo Cheng; Ali Khakifirooz; Byeong Y. Kim; William L. Nicoll; Reinaldo A. Vega; Hanfei Wang; Xinhui Wang

Researchain Logo
Decentralizing Knowledge