Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Peter J. Lindgren is active.

Publication


Featured researches published by Peter J. Lindgren.


Ibm Journal of Research and Development | 2008

Through-silicon vias enable next-generation SiGe power amplifiers forwireless communications

Alvin J. Joseph; J. D. Gillis; Mark Doherty; Peter J. Lindgren; R. Previti-Kelly; Ramana M. Malladi; Ping Chuan Wang; Mete Erturk; Hanyi Ding; Ephrem G. Gebreselasie; Mike McPartlin; James S. Dunn

We feature a 0.35-µm SiGe BiCMOS technology (SiGe 5PAe) that is optimized for power amplifier (PA) applications. The key feature of this technology is a novel low-inductance ground to the package using through-silicon vias (TSVs) that results in a competitive solution for future multiband and multimode PA integration. The tungsten-filled, multifinger, bar-shaped TSV delivers more than a 75% reduction in inductance compared to a traditional wirebond. This enables higher frequency applications with a roughly 20% reduction in die area without compromising the technology reliability for use conditions in a low-cost plastic QFN (quad flat no leads) package. In this paper we demonstrate the commercial feasibility of the TSV, its RF performance, its reliability, and its usefulness in a demanding WiMAX® (Worldwide Interoperability for Microwave Access) PA application.


bipolar/bicmos circuits and technology meeting | 2007

A 0.35 μm SiGe BiCMOS technology for power amplifier applications

Alvin J. Joseph; Qizhi Liu; Wade J. Hodge; Peter B. Gray; Kenneth J. Stein; Rose Previti-Kelly; Peter J. Lindgren; Ephrem G. Gebreselasie; Ben Voegeli; Panglijen Candra; Doug Hershberger; Ramana M. Malladi; Ping-Chuan Wang; K. Watson; Zhong-Xiang He; James S. Dunn

In this paper we introduce, a state-of-the-art SiGe BiCMOS power amplifier technology that features two NPNs with 40 GHz / 6.0 V & 27 GHz / 8.5 V (fT - BVceo) respectively, a novel low inductance metal ground through-silicon-via (TSV), integrated on a low-cost 0.35 μm lithography node with 3.3 V / 5.0 V dual-gate CMOS technology and high-quality passives on a 50 Ω.cm substrate.


Archive | 2008

OPTIMAL TUNGSTEN THROUGH WAFER VIA AND PROCESS OF FABRICATING SAME

Paul S. Andry; Edward C. Cooney; Peter J. Lindgren; Dorreen Jane Ossenkop; Cornelia K. Tsang


Archive | 2010

Low harmonic RF switch in SOI

Alan B. Botula; Dinh Dang; James S. Dunn; Alvin J. Joseph; Peter J. Lindgren


Archive | 2007

Dual-damascene process to fabricate thick wire structure

Douglas D. Coolbaugh; Keith E. Downes; Peter J. Lindgren; Anthony K. Stamper


Archive | 2011

Metal wiring structure for integration with through substrate vias

David S. Collins; Alvin J. Joseph; Peter J. Lindgren; Anthony K. Stamper; Kimball M. Watson


Archive | 2010

THROUGH SUBSTRATE VIA INCLUDING VARIABLE SIDEWALL PROFILE

Edward C. Cooney; Peter J. Lindgren; Dorreen Jane Ossenkop; Anthony K. Stamper


Archive | 2008

Metal adhesion by induced surface roughness

Danielle L. DeGraw; Peter J. Lindgren; Da-Yuan Shih; Ping-Chuan Wang


214th ECS Meeting | 2008

3D Integration Techniques Applied to SiGe Power Amplifiers

Ramana M. Malladi; Alvin J. Joseph; Peter J. Lindgren; Wan Ni; Dawn Wang; Hanyi Ding; Mete Erturk; Rosemary Previti-Kelly


Archive | 2009

Through substrate annular via including plug filler

Peter J. Lindgren; Edmund J. Sprogis; Anthony K. Stamper; Kenneth J. Stein

Researchain Logo
Decentralizing Knowledge