Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Shigetoshi Wakayama is active.

Publication


Featured researches published by Shigetoshi Wakayama.


symposium on vlsi circuits | 1998

10-ns row cycle DRAM using temporal data storage buffer architecture

Shigetoshi Wakayama; Kohtaroh Gotoh; Miyoshi Saito; Hisakatsu Araki; Tsz-shing Cheung; Junji Ogawa; Hirotaka Tamura

We propose a fast row-cycle DRAM-core architecture, which employs temporal data storage buffers in the sense amplifier and pipelined row-address decoding. The temporal data storage buffers eliminated the restoring time and reduced the bit-line precharge time. The pipelined row-address decoding reduced the skew in its decoding operation. We confirmed a 10 ns row-access cycle time by SPICE simulations based on a 0.24 /spl mu/m DRAM technology.


Archive | 1998

Timing Signal Generating Circuit, Semiconductor Integrated Circuit Device and Semiconductor Integrated Circuit System to which the Timing Signal Generating Circuit is Applied, and Signal Transmission System

Hirotaka Tamura; Hisakatsu Araki; Shigetoshi Wakayama; Kohtaroh Fujitsu Ltd Gotoh; J. Ogawa


Archive | 2002

SIGNAL TRANSMISSION SYSTEM FOR TRANSMITTING SIGNALS BETWEEN LSI CHIPS, RECEIVER CIRCUIT FOR USE IN THE SIGNAL TRANSMISSION SYSTEM, AND SEMICONDUCTOR MEMORY DEVICE APPLYING THE SIGNAL TRANSMISSION SYSTEM

Hirotaka Tamura; Miyoshi Saito; Kohtaroh Gotoh; Shigetoshi Wakayama; Junji Ogawa; Hisakatsu Araki; Tsz-shing Cheung


Archive | 1999

Destructive read type memory circuit, restoring circuit for the same and sense amplifier

Shigetoshi Wakayama; Kohtaroh Gotoh; Miyoshi Saito; Junji Ogawa


Archive | 2001

Signal transmission system having a timing adjustment circuit

Hirotaka Tamura; Hisakatsu Araki; Shigetoshi Wakayama; Kohtaroh Gotoh; Junji Ogawa


Archive | 2007

Semiconductor device having a guard ring

Shigetoshi Wakayama; Mutsuaki Kai; Hiroyuki Kato; Masato Suga


Archive | 1998

Phase interpolator, timing signal generating circuit, and semiconductor integrated circuit device and semiconductor integrated circuit system adopting the timing signal generating circuit

Hisakatsu Araki; Kotaro Goto; Yasutaka Tamura; Shigetoshi Wakayama; 公太郎 後藤; 泰孝 田村; 繁俊 若山; 久勝 荒木


Archive | 1997

Phase-locked loop circuit permitting reduction of circuit size

Shigetoshi Wakayama; Kohtaroh Gotoh; Miyoshi Saito; Junji Ogawa; Hirotaka Tamura


Archive | 2002

Timing signal generating circuit with a master circuit and slave circuits

Hirotaka Tamura; Hisakatsu Yamaguchi; Shigetoshi Wakayama; Kohtaroh Gotoh; Junji Ogawa


Archive | 2004

Semiconductor integrated circuit and evaluation method of wiring in the same

Mitsuaki Igeta; Shigetoshi Wakayama; Seiji Endou

Collaboration


Dive into the Shigetoshi Wakayama's collaboration.

Researchain Logo
Decentralizing Knowledge