Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Shintaro Yamamichi is active.

Publication


Featured researches published by Shintaro Yamamichi.


electronic components and technology conference | 2012

A novel U-shaped magnetic shield for perpendicular MRAM

Takahito Watanabe; Shintaro Yamamichi

We have developed a U-shaped magnetic shield for packaging perpendicular magnetoresistive random access memories (MRAMs) and have determined that a non-oriented silicon steel is best suited for this shield in terms of fabrication and magnetic properties. Use of this shield material suppressed magnetic flux saturation for an external magnetic field of up to 300[Oe], which exceeds the target of 250[Oe]. A magnetic source can thus be placed as close as 1 cm to a shielded MRAM. An MRAM chip is packaged by separating the shield into two parts and then mounting the lower part, the chip, and the upper part in sequence. If the gap between the parts is 20[μm] and the permeability of the gap is 30, the target performance is still achieved. This shield is thus promising for high-speed, low-power MRAMs.


cpmt symposium japan | 2010

Alternative process and support material for embedded fine-pad-pitch LSI package

Hideya Murai; Kentaro Mori; Masaya Kawano; Shintaro Yamamichi

Alternative processes have been developed that simplify the fabrication and improve the properties of the “SIRRIUS” package, a direct fan-out package that overcomes the problem of forming connections using flip chip bumps in LSI devices with an increasingly smaller bonding pad pitch and that does not increase the cost of the interposer substrate. Package separation using Cu etchant simplifies fabrication, base plate flatterning using a reverse-warpage apparatus makes the initial Cu base plate virtually flat, and use of an AlSiC base plate makes the SIRRIUS package 35% lighter than one with a Cu base plate. Use of these processes makes the SIRRIUS package even more attractive for the fine-pad-pitch LSI devices expected to replace flip chip ball grid array packages.


Archive | 2017

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

Takahito Watanabe; Shintaro Yamamichi; Yoshitaka Ushiyama


Archive | 2011

SEMICONDUCTOR ELEMENT-EMBEDDED WIRING SUBSTRATE

Shintaro Yamamichi; Hideya Murai; Kentaro Mori; Katsumi Kikuchi; Yoshiki Nakashima; Masaya Kawano; Masahiro Komuro


Archive | 2007

Wiring board, semiconductor device using wiring board and their manufacturing methods

Katsumi Kikuchi; Shintaro Yamamichi; Hideya Murai; Takuo Funaya; Kentaro Mori; Takehiko Maeda; Hirokazu Honda; Kenta Ogawa; Jun Tsukano


Archive | 2006

Wiring board, semiconductor device in which wiring board is used, and method for manufacturing the same

Katsumi Kikuchi; Shintaro Yamamichi; Yoichiro Kurita; Koji Soejima


Archive | 2006

Multilayered wiring board, semiconductor device in which multilayered wiring board is used, and method for manufacturing the same

Katsumi Kikuchi; Shintaro Yamamichi; Yoichiro Kurita; Koji Soejima


Archive | 2009

WIRING BOARD, SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING WIRING BOARD AND SEMICONDUCTOR DEVICE

Katsumi Kikuchi; Shintaro Yamamichi; Masaya Kawano; Kouji Soejima; Yoichiro Kurita


Archive | 2007

Method for fabricating a metal-insulator-metal (mim) capacitor having capacitor dielectric layer formed by atomic layer deposition (ald)

Toshihiro Iizuka; Tomoe Yamamoto; Mami Toda; Shintaro Yamamichi


Archive | 2006

Wiring board, semiconductor device, and method of manufacturing the same

Shintaro Yamamichi; Katsumi Kikuchi; Yoichiro Kurita; Koji Soejima

Collaboration


Dive into the Shintaro Yamamichi's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge