Is this you? Create Your Porfile
Avatar

William S. Brennan

Advanced Micro Devices

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where William S. Brennan is active.

Explore More

Publication

Featured researches published by William S. Brennan.

Archive | 1997

Substantially planar semiconductor topography using dielectrics and chemical mechanical polish

Robert Dawson; Mark W. Michael; Basab Bandyopadhyay; H. Jim Fulford; Fred N. Hause; William S. Brennan

Archive | 1996

Method of formation of an air gap within a semiconductor dielectric by solvent desorption

H. Jim Fulford; Robert Dawson; Fred N. Hause; Basab Bandyopadhyay; Mark W. Michael; William S. Brennan

Archive | 1998

Interlevel dielectric with air gaps to lessen capacitive coupling

Basab Bandyopadhyay; H. Jim Fulford; Robert Dawson; Fred N. Hause; Mark W. Michael; William S. Brennan

Archive | 1996

Multilevel interconnect structure of an integrated circuit having air gaps and pillars separating levels of interconnect

Robert Dawson; Mark W. Michael; William S. Brennan; Basab Bandyopadhyay; H. Jim Fulford; Fred N. Hause

Archive | 1996

Dissolvable dielectric method

Fred N. Hause; Basab Bandyopadhyay; Robert Dawson; H. Jim Fulford; Mark W. Michael; William S. Brennan

Archive | 1996

Interlevel dielectric with air gaps to reduce permitivity

Mark W. Michael; Robert Dawson; Fred N. Hause; Basab Bandyopadhyay; H. Jim Fulford; William S. Brennan

Archive | 1997

Method for achieving global planarization by forming minimum mesas in large field areas

Fred N. Hause; Basab Bandyopadhyay; H. Jim Fulford; Robert Dawson; Mark W. Michael; William S. Brennan

Archive | 1997

Method of making an integrated circuit which uses an etch stop for producing staggered interconnect lines

Basab Bandyopadhyay; H. Jim Fulford; Robert Dawson; Fred N. Hause; Mark W. Michael; William S. Brennan

Archive | 1996

Integrated circuit which uses a damascene process for producing staggered interconnect lines

Basab Bandyopadhyay; H. Jim Fulford; Robert Dawson; Fred N. Hause; Mark W. Michael; William S. Brennan

Archive | 1996

Method of making an integrated circuit with oxidizable trench liner

Mark W. Michael; Robert Dawson; Basab Bandyopadhyay; H. Jim Fulford; Fred N. Hause; William S. Brennan

Explore More

Collaboration

Dive into the William S. Brennan's collaboration.

Top Co-Authors
Avatar

Fred N. Hause

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Basab Bandyopadhyay

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

H. Jim Fulford

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Mark W. Michael

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Robert Dawson

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Frederick N. Hause

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Errol Todd Ryan

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Frank Mauersberger

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

John A. Iacoponi

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Peter J. Beckage

Advanced Micro Devices

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge