Is this you? Create Your Porfile
Avatar

Yasutaka Tamura

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Yasutaka Tamura is active.

Explore More

Publication

Featured researches published by Yasutaka Tamura.

Archive | 2004

Receiving circuit having equalizing circuit

Masaya Kibune; Yasutaka Tamura; 雅也 木船; 泰孝 田村

Archive | 2000

PHASE-COMPOSING CIRCUIT AND TIMING SIGNAL GENERATING CIRCUIT

Masaya Kibune; Yasutaka Tamura; 雅也 木船; 泰孝 田村

Archive | 1998

Phase interpolator, timing signal generating circuit, and semiconductor integrated circuit device and semiconductor integrated circuit system adopting the timing signal generating circuit

Hisakatsu Araki; Kotaro Goto; Yasutaka Tamura; Shigetoshi Wakayama; 公太郎 後藤; 泰孝 田村; 繁俊 若山; 久勝 荒木

Archive | 1998

DRIVER CIRCUIT FOR SIGNAL TRANSMISSION

Hidenori Takauchi; Yasutaka Tamura; 泰孝 田村; 英規 高内

Archive | 1997

Signal transmission system and receiver circuit therefor, and semiconductor storage device applying the transmission system

Hisakatsu Araki; Shisei Chiyou; Kotaro Goto; Junji Ogawa; Yoshihisa Saito; Yasutaka Tamura; Shigetoshi Wakayama; 淳二 小川; 公太郎 後藤; 泰孝 田村; 繁俊 若山; 久勝 荒木; 美寿 齋藤

Archive | 1993

Method for deposition of thin film, such as high-temperature superconducting thin film, and method for holding substrate for deposition

Hidenori Takauchi; Yasutaka Tamura; Hideki Yamawaki; 秀樹 山脇; 泰孝 田村; 英規 高内

Archive | 2001

Timing signal generating system and reception circuit

Masaya Kibune; Yasutaka Tamura; 雅也 木船; 泰孝 田村

Archive | 2005

Timing adjustment circuit of data transmission and reception circuit, lsi, and data transmission and reception system

Koichi Kanda; Junji Ogawa; Yasutaka Tamura; Hisakatsu Yamaguchi; 淳二 小川; 久勝 山口; 泰孝 田村; 浩一 神田

Archive | 1998

Ferroelectric memory device and its driving method

Masaki Aoki; Takashi Eshita; Hidenori Takauchi; Yasutaka Tamura; 隆 恵下; 泰孝 田村; 正樹 青木; 英規 高内

Archive | 1996

PHASE-LOCKED LOOP CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT

Kotaro Goto; Junji Ogawa; Yoshihisa Saito; Yasutaka Tamura; Shigetoshi Wakayama; 淳二 小川; 公太郎 後藤; 美寿 斎藤; 泰孝 田村; 繁俊 若山

Explore More

Collaboration

Dive into the Yasutaka Tamura's collaboration.

Top Co-Authors
Avatar

Shigetoshi Wakayama

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Hisakatsu Araki

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Junji Ogawa

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Hisakatsu Yamaguchi

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Masaki Aoki

Shizuoka University

View shared research outputs
Top Co-Authors
Avatar

Masaya Kibune

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Richard L. Schober

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Takashi Eshita

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Takaya Chiba

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Yoichi Koyanagi

Fujitsu

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge