Is this you? Create Your Porfile
Avatar

Zigmund Ramirez Camacho

STATS ChipPAC Ltd

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Zigmund Ramirez Camacho is active.

Explore More

Publication

Featured researches published by Zigmund Ramirez Camacho.

Archive | 2012

Semiconductor Device and Method of Forming Wafer Level Ground Plane and Power Ring

Guruprasad G. Badakere; Zigmund Ramirez Camacho; Lionel Chien Hui Tay

Archive | 2007

Semiconductor Device with Optical Sensor and Method of Forming Interconnect Structure on Front and Backside of the Device

Zigmund Ramirez Camacho; Henry Descalzo Bathan; Lionel Chien Hui Tay; Arnel Senosa Trasporto

Archive | 2008

Through Hole Vias at Saw Streets Including Protrusions or Recesses for Interconnection

Reza A. Pagaila; Zigmund Ramirez Camacho; Lionel Chien Hui Tay; Byung Tai Do

Archive | 2008

Method and apparatus for thermally enhanced semiconductor package

Reza A. Pagaila; Byung Tai Do; Zigmund Ramirez Camacho

Archive | 2010

Semiconductor device and method of forming through hole vias in die extension region around periphery of die

Henry Descalzo Bathan; Zigmund Ramirez Camacho; Lionel Chien Hui Tay; Arnel Senosa Trasporto

Archive | 2010

Semiconductor device and method of forming leadframe interposer over semiconductor die and TSV substrate for vertical electrical interconnect

Zigmund Ramirez Camacho; Dioscoro A. Merilo; Henry Descalzo Bathan; Emmanuel Espiritu

Archive | 2009

Leadframe design for QFN package with top terminal leads

Zigmund Ramirez Camacho; Henry Descalzo Bathan; Jose Alvin Caparas; Lionel Chien Hui Tay

Archive | 2011

Semiconductor device and method of forming wafer-level multi-row etched leadframe with base leads and embedded semiconductor die

Zigmund Ramirez Camacho; Emmanuel Espiritu; Henry Descalzo Bathan; Dioscoro A. Merilo

Archive | 2011

Semiconductor Device and Method of Forming a Reconfigured Stackable Wafer Level Package with Vertical Interconnect

Zigmund Ramirez Camacho

Archive | 2013

Semiconductor Device and Method of Forming a Wafer Level Package with Top and Bottom Solder Bump Interconnection

Zigmund Ramirez Camacho; Lionel Chien Hui Tay; Henry Descalzo Bathan; Dioscoro A. Merilo; Jeffrey D. Punzalan

Explore More

Collaboration

Dive into the Zigmund Ramirez Camacho's collaboration.

Top Co-Authors
Avatar

Henry Descalzo Bathan

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Lionel Chien Hui Tay

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Jeffrey D. Punzalan

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Jairus Legaspi Pisigan

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Arnel Senosa Trasporto

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Emmanuel Espiritu

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Dioscoro A. Merilo

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Jose Alvin Caparas

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Abelardo Hadap Advincula

STATS ChipPAC Ltd

View shared research outputs
Top Co-Authors
Avatar

Frederick Rodriguez Dahilig

STATS ChipPAC Ltd

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge