Dennis G. Manzer
IBM
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Dennis G. Manzer.
electronic components and technology conference | 2006
Paul S. Andry; Cornelia K. Tsang; Edmund J. Sprogis; Chirag S. Patel; Steven L. Wright; B.C. Webb; Leena Paivikki Buchwalter; Dennis G. Manzer; Raymond Robert Horton; Robert J. Polastre; John U. Knickerbocker
In the past, traditional CMOS scaling has been one of the principal levers to achieve increased system-level performance. Today, scaling is becoming increasingly difficult and less effective, and a range of new two- and three-dimensional silicon integration technologies are needed to support next-generation systems. A silicon-carrier system-on-package (SOP) is an advanced packaging solution, enabling interconnection between ICs and other devices at densities far beyond those of current first-level packaging. Silicon-carrier employs fine pitch Cu damascene wiring, high-density solder pads/joins and high-yielding electrical through-vias. A novel approach to fabricating robust though-vias in silicon is described. The key design feature enabling large-area, uniform arrays to be produced with high yield is the annular via shape. As compared to a standard cylindrical via shape, the annular via is easier to integrate into a standard CMOS copper back-end-of-the-line (BEOL) process flow. Two process flows are compared: the first having the conductor metal within the gap of the insulated annulus itself, the second having a conducting metal core enclosed within the inner wall of the annulus. For the first process flow, two annular conductors, plated copper and CVD tungsten, are compared in terms of ease of integration, yield and susceptibility to failure during thermal stressing. Large area (45 times 48 mm) silicon carrier modules containing more than 51,000 electrically measurable through-vias are used to compare overall yield and robustness of each process. Results on deep thermal cycling, current carrying capacity and thermomechanical modeling are discussed. Wafer-level via testing is used to statistically distinguish between via chain opens caused by bond and assembly issues versus failures in the vias or integrated wiring structures. Through-via resistances on the order of ~10 mOmega are typical, and through-via yields of 99.98% at module level have been demonstrated
electronic components and technology conference | 2006
John U. Knickerbocker; Paul S. Andry; Leena Paivikki Buchwalter; Evan G. Colgan; John M. Cotte; H. Gan; Raymond Robert Horton; Sri M. Sri-Jayantha; J.H. Magerlein; Dennis G. Manzer; G. McVicker; Chirag S. Patel; Robert J. Polastre; E.S. Sprogis; Cornelia K. Tsang; B.C. Webb; Steven L. Wright
A silicon-based system-on-package (SOP) is described. Novel capabilities of SOP are expected to enable lower cost, more efficient and higher performance electronic systems. Newly developed technology elements include: electrical silicon through-vias, fine-pitch, high bandwidth wiring, fine pitch solder interconnection, fine pitch known-good-die, and advanced microchannel cooling. Applications may range from miniaturized consumer products such as integrated function cell phones to high performance computers. SOP technology and related chip stacking challenges have been investigated and robust technology options are reported. Silicon through-vias can be fabricated using copper, tungsten, composite or alternate conductors. Via design and structure are discussed for vias in thin silicon packages mounted on a supporting substrate as well as thick silicon package that can be handled without a supporting substrate. Fine-pitch, high bandwidth wiring has been fabricated, characterized and shows greatest bandwidth for shorter interconnection distances. Fine pitch area array solder interconnections have been fabricated and characterized electrically, mechanically and with accelerated reliability testing. These fine pitch interconnections can enable the high bandwidth wiring for chip-to-chip interconnection. Integrated decoupling capacitors have been fabricated using parallel plate and trench technology. The integrated decoupling capacitors can provide under-chip, low inductance bypassing to minimize noise from simultaneous switching noise. New fine pitch, area array test technology provides a path to wafer level test for known-good-die, functional test, and burn-in for the fine pitch chip I/O. Advanced microchannel cooling can be leveraged to support high power, close proximity chips and chip stacks for cooling > 300 W/cm2. This IBM research paper describes the design, technical challenges and progress for next generation SOP technology, chip stacking, characterization, and potential new applications
international test conference | 1999
William V. Huott; Moyra K. McManus; Daniel R. Knebel; Steve Steen; Dennis G. Manzer; Pia N. Sanda; Steve Wilson; Yuen H. Chan; Antonio R. Pelella; Stanislav Polonsky
This paper will provide a case study of a particularly difficult debug problem (the Holey Shmoo problem) which developed while designing the IBM System/390 G6 637 MHz microprocessor chip. Resolution of this problem involved the use of some of todays newest DFD/DFT and diagnostics techniques. The discussion of the Holey Shmoo problem and its debug will serve to highlight and demonstrate some of these advanced techniques.
Ibm Journal of Research and Development | 2005
Dennis G. Manzer; John P. Karidis; Kathleen M. Wiley; Dominic C. Bruen; Christopher W. Cline; Charles J. Hendricks; Robert N. Wiggin; Yuet-Ying Yu
This paper reports on the successful application of very-high-performance robotics in the electrical testing of multichip modules using only two probes, breaking with the old traditional array of probes as the primary test method. Complete production line tools include two high-speed Hummingbird® probing robots and precise x-y tables to carry them and a fast, accurate opens-shorts test. To ensure fast probe placement without damaging the part under test requires real-time control hardware and software to operate with extreme precision, flexibility, and programmability to accommodate any part. Finally, because a module can have nearly 100,000 points to be probed, computing an optimal path for the two probes to take for full testing of a part can greatly reduce test time.
Proceedings of SPIE | 2001
Steven E. Steen; Moyra K. McManus; Dennis G. Manzer
IBM Research has developed a time resolved imaging technique, Picosecond Imaging Circuit Analysis (PICA), which uses single photon events to analyze signals in modern microprocessors on a picosecond time scale. This paper will describe the experimental setup as well as the data management software. A case study of a particularly hard debug problem on a state of the art microprocessor will demonstrate the application of the PICA method.
Ibm Journal of Research and Development | 2008
Paul S. Andry; Cornelia K. Tsang; Bucknell C. Webb; Edmund J. Sprogis; Steven L. Wright; Bing Dang; Dennis G. Manzer
Archive | 1986
Jehuda Ish-Shalom; Leonard Alan Katz; Dennis G. Manzer
Archive | 1985
Jehuda Ish-Shalom; Leonard Alan Katz; Dennis G. Manzer
MRS Proceedings | 2006
Cornelia K. Tsang; Paul S. Andry; Edmund J. Sprogis; Chirag S. Patel; Bucknell C. Webb; Dennis G. Manzer; John U. Knickerbocker
Archive | 2007
Dennis G. Manzer