Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Frank Hsiao is active.

Publication


Featured researches published by Frank Hsiao.


international solid-state circuits conference | 2012

A 144GHz 0.76cm-resolution sub-carrier SAR phase radar for 3D imaging in 65nm CMOS

Adrian Tang; Gabriel Virbila; David Murphy; Frank Hsiao; Yen-Hsiang Wang; Qun Jane Gu; Zhiwei Xu; Y. Wu; M. Zhu; Mau-Chung Frank Chang

Millimeter-Wave-based radar has gained attention in recent years for automotive and object detection applications. Several new applications are also emerging which employ mm-Wave radar techniques to construct short range mm-Wave 3D imaging systems for security screening and biomedical applications. At present, these types of 3D mm-Wave imagers have only been demonstrated in lll-V technology, as CMOS-based radar suffers several range and resolution limitations due to limited output power and linearity.Most CMOS mm-Wave radar systems used in automotive applications are based on Frequency-Modulated Continuous-Wave (FMCW) ranging techniques in which the carrier is swept to produce a frequency offset at the receiver output proportional to the round-trip distance between the radar and target. While FMCW is an excellent approach for accurate ranging, its implementation becomes particularly difficult at high frequencies as the resolution is heavily dependent on sweep linearity and the high RF front-end performance required to support the wideband swept carrier. For 3D mm-Wave imaging applications, this high operating frequency is indispensable as the attainable spatial (XY) resolution is fundamentally limited by the wavelength of the imaging system. Higher frequency also helps relax focusing lens requirements, as the optical diffraction limit is set by the ratio of the radar wavelength over the lens aperture size.


asian solid state circuits conference | 2011

A 7Gb/s SC-FDE/OFDM MMSE equalizer for 60GHz wireless communications

Frank Hsiao; Adrian Tang; Derek Yang; Mike Pham; Mau-Chung Frank Chang

This paper presents a SC-FDE/OFDM MMSE equalizer for 60GHz wireless communications in 65nm CMOS process. By applying a 4-parallel signal processing architecture, the 512pt FFT/IFFT processor, the Golay channel estimator, and the MMSE equalizer are all clocked at 1/4 input symbol sampling rate. Occupying a core area of 1.12mm2, the symbol sampling rate at 1V supply is 1.46GS/s. With 16QAM modulation, its throughput is 5.84Gb/s while consuming 124mW in the SC-FDE mode and 88mW in the OFDM mode. With a 1.2V supply, it achieves a symbol sampling rate of 1.76GS/s with a 7Gb/s throughput while consuming 208mW in the SC-FDE mode and 148mW in the OFDM mode.


international solid-state circuits conference | 2012

A low-overhead self-healing embedded system for ensuring high yield and long-term sustainability of 60GHz 4Gb/s radio-on-a-chip

Adrian Tang; Frank Hsiao; David Murphy; I-Ning Ku; Jenny Yi-Chun Liu; Sandeep D'Souza; Ning-Yi Wang; Hao Wu; Yen-Hsiang Wang; Mandy Tang; Gabriel Virbila; Mike Pham; Derek Yang; Qun Jane Gu; Yi-Cheng Wu; Yen-Cheng Kuan; Charles Chien; Mau-Chung Frank Chang

The available ISM band from 57-65GHz has become attractive for high-speed wireless applications including mass data transfer, streaming high-definition video and even biomedical applications. While silicon based data transceivers at mm-wave frequencies have become increasingly mature in recent years [1,2,3], the primary focus of the circuit community remains on the design of mm-wave front-ends to achieve higher data rates through higher-order modulation and beamforming techniques. However, the sustainability of such mm-wave systems when integrated in a SoC has not been addressed in the context of die performance yield and device aging. This problem is especially challenging for the implementation of mm-wave SoCs in deep sub-micron technology due to its process & operating temperature variations and limited ft / fmax with respect to the operation frequency.


IEEE Transactions on Microwave Theory and Techniques | 2012

A

Adrian Tang; David Murphy; Frank Hsiao; Gabriel Virbila; Yen-Hsiang Wang; Hao Wu; Yanghyo Kim; Mau-Chung Frank Chang

A D-band CMOS transmitter is presented with an integrated injection-locked frequency-tripling synthesizer, digital control, and an on-chip antenna. It employs an IF feed-forward pre-distortion scheme, which improves gain compression of the transmitter to provide an overall higher linearity gain profile, allowing reduced power back-off for higher peak-to-average modulation schemes. The integrated D-band transmitter consumes 347 mW and occupies 1800× 1500 μm of silicon area. The proposed transmitter delivers 0.4 dBm of effective isotropic radiated power with a saturated power on-chip of at least 12.2 dBm. The transmitter has a peak power-added efficiency (PAE) of 4.8% with power delivered to the antenna and a peak PAE of 0.31% when considering radiated power.


IEEE Design & Test of Computers | 2012

D

Charles Chien; Adrian Tang; Frank Hsiao; Mau-Chung Frank Chang

This article discusses a self-healing 60-GHz transceiver architecture which employs information collected from on-chip sensors to intelligently adjust various tuning knobs and significantly improve the post-healing performance yield.


international microwave symposium | 2014

-Band CMOS Transmitter With IF-Envelope Feed-Forward Pre-Distortion and Injection-Locked Frequency-Tripling Synthesizer

Adrian Tang; Nacer Chahat; Yan Zhao; Gabriel Virbila; Choonsup Lee; Frank Hsiao; Li Du; Yen-Cheng Kuan; Mau-Chung Frank Chang; Goutam Chattopadhyay; Imran Mehdi

This paper presents a scalable transmit phase array operating at 140 GHz which employs a local PLL reference generation system. Unlike traditional CMOS phase arrays, this enables the array to be formed over multiple chips while avoiding the challenges of distributing mm-wave signals between them. The prototype chip consumes 131 mW of power and occupies 1.95 mm2 of chip area when implemented in 65 nm CMOS technology.


radio frequency integrated circuits symposium | 2013

Dual-Control Self-Healing Architecture for High-Performance Radio SoCs

Hao Wu; Ning-Yi Wang; Yuan Du; Yen-Cheng Kuan; Frank Hsiao; Sheau-Jiung Lee; Ming-Hsien Tsai; Chewn-Pu Jou; Mau-Chung Frank Chang

A current-mode mm-wave direct-conversion receiver breaking trade-offs among bandwidth, NF and linearity is designed and realized in 65nm CMOS. The 60GHz receiver employs novel Frequency-staggered Series Resonance Common Source (FSRCS) stage to extend RF bandwidth with superior noise performance. The receivers current-mode operation offers excellent out-of-band blocker tolerance and linearity. With on-chip quadrature LO generations, the fabricated receiver simultaneously achieves minimal noise figure of 3.8dB, RF bandwidth of 7.5GHz, output P1dB of 1dBm, maximum conversion gain of 32dB, and IRR of -35dB. The receiver is capable of tolerating outof-channel blocker up to -9dBm at 3.5GHz away. It occupies silicon area of 1.3mm2 and draws 25.5mA from 1V supply.


international microwave symposium | 2015

A 65nm CMOS 140 GHz 27.3 dBm EIRP transmit array with membrane antenna for highly scalable multi-chip phase arrays

Adrian Tang; Frank Hsiao; Yanghyo Kim; Li Du; Long Kong; Gabriel Virbila; Yen-Cheng Kuan; Choonsup Lee; Goutam Chattopadhyay; Nacer Chahat; Theodore Reck; Imran Mehdi; M. C. Chang

This paper presents a 95 GHz centimeter scale navigation system which allows a unmanned ground vehicle (UGV) or possibly even aerial vehicle (UAV) to navigate through a highly cluttered environment and follow a safe obstacle-free pathway to a desired goal. The navigation system defines multiple pathways using mm-wave base-stations called path generators and then uses a single CMOS SoC containing a receiver, ADC and an FFT processor to detect and navigate these pathways. The demonstrated confined pathway SoC (CP-SoC) occupies 5.4mm2 of silicon area in 65nm technology, and consumes only 199 mW, making it suitable for lightweight payloads associated with UAVs and UGVs.


international microwave symposium | 2012

A Current-Mode mm-Wave direct-conversion receiver with 7.5GHz Bandwidth, 3.8dB minimum noise-figure and +1dBm P 1dB, out linearity for high data rate communications

Adrian Tang; David Murphy; Frank Hsiao; Qun Jane Gu; Zhiwei Xu; Gabriel Virbila; Yen-Hsiang Wang; Hao Wu; Lan Nan; Yi-Cheng Wu; Mau-Chung Frank Chang

A CMOS D-band 135-150 GHz transmitter is presented with integrated digital control and on-chip antenna. The proposed transmitter employs an IF feed-forward compensation scheme which improves the soft gain compression of the power amplifier by 5.1dB to provide an overall more linear AM-AM profile allowing reduced power back-off for modulation schemes with a high peak-to-average ratio. The proposed D-band transmitter consumes 255mW and occupies 2000 × 1500 um of silicon area. The proposed transmitter delivers a 0.4 dBm EIRP and a saturated power on chip of 13.2 dBm. The transmitter has a peak PAE of 8.2% with power delivered to the antenna and a peak PAE of 0.4% when considering radiated power.


custom integrated circuits conference | 2015

A 95 GHz centimeter scale precision confined pathway system-on-chip navigation processor for autonomous vehicles in 65nm CMOS

Frank Hsiao; Adrian Tang; Y. Kim; Brian J. Drouin; Goutam Chattopadhyay; M-C. Frank Chang

The paper presents a 2.2 GS/s (1.1 GHz Nyquist bandwidth), 188 mW 512-channel spectrometer processor developed to support of future science observations on NASA planetary missions, where payload size, weight, and power consumption are extremely limited. The presented spectrometer processor chip contains a pair of 7 bit ADC IQ converters coupled with a 512 point PSD processor, and averaging accumulator, allowing it to be sensitive enough to detect trace gases like NH3, HCN, and CO2 when coupled to the appropriate band RF front-end receiver. The bandwidth and resolution of the presented processor make it suitable for exploring the composition of planets, moons and their atmospheres throughout our solar system.

Collaboration


Dive into the Frank Hsiao's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Yen-Cheng Kuan

University of California

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Li Du

University of California

View shared research outputs
Top Co-Authors

Avatar

Qun Jane Gu

University of California

View shared research outputs
Top Co-Authors

Avatar

Yi-Cheng Wu

University of California

View shared research outputs
Researchain Logo
Decentralizing Knowledge