Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Kui-Dong Kim is active.

Publication


Featured researches published by Kui-Dong Kim.


IEICE Electronics Express | 2008

The design of high holding voltage SCR for whole-chip ESD protection

Yong-Seo Koo; Kwang-Yeob Lee; Kui-Dong Kim; Jong-Ki Kwon

In this paper, we have investigated the electrical characteristics of Silicon Controlled Rectifier (SCR)-based ESD power clamp circuit with high holding voltage for whole-chip ESD protection. The proposed ESD power clamp circuit (HHVSCR: High Holding Voltage SCR) has different well (n/p-well) length (3/7µm - 8/2µm) and p-drift (p+) length (8µm - 16µm). The measurement results indicate that dimension of n/p-well and p-drift has a great effect on holding voltage (2V-5V) and a little effect on the triggering voltage (6.5V∼7V). And the whole-chip ESD protection was designed for 2.5∼3.3V applications, this whole-chip ESD protection design can be discharged in ESD-stress mode (PD, ND, PS, NS) as well as VDD-VSS mode. The robustness of the novel ESD protection cells were measured to 6kV (HBM: Human Body Model), 280V (MM: Machine Model).


international symposium on signals, circuits and systems | 2007

The Design of LVDS Transmitter with ESD Protection Circuit using BiCMOS Technologies

Yong-Seo Koo; Jo-Woon Lee; Jae-Hyun Lee; Kwang-Yeob Lee; Jae-Chang Kwak; Kui-Dong Kim

This paper presents the design of LVDS (low-voltage-differential-signaling) transmitter for Gb/s-per-pin operation using BiCMOS technology. To reduce chip area, LVDS transmitters switching devices are replaced with lateral bipolar devices. Also the proposed LVDS transmitter is operated at 1.8 V power supply. Its maximum data rate is 2.8 Gb/s approximately. In addition, an ESD protection circuit is designed for ESD protection. This structure has low latch-up phenomenon by using turn on/off character of N-channel MOSFET and low triggering voltage by turning P-channel MOSFET in the SCR structure. The triggering voltage is simulated to 4.5 V-8 V as the variation of gate length. Finally, the high speed I/O interface circuit with the low triggered ESD protection device is designed in a single-chip.


ieee region 10 conference | 2007

A study on the thermal reliability of high voltage MOSFET device

Hyun-Duck Lee; Seung-Bum Yuk; Jae-Hyeon Lee; Jae-Chang Kwak; Kui-Dong Kim; Yong-Seo Koo

In this study, the electrical characteristics of high voltage MOSFET(HV-MOSFET) under high temperature were investigated. And, specific on-resistance, threshold voltage, trans-conductance, drain current of the HV-MOSFET were measured over a temperature range of 300 K les T les 450 K. The results of this study indicate that extended drift region length has a great effect on electrical characteristics, but that is does little effect on temperature dependence. The specific on-resistance increases slightly with temperature. Especially, at high temperature(at 450 K), the specific on-resistance increase about 30% than that in room temperature. And, in high temperature condition (at 400 K), drain current decrease about 30%, Also, transconductance(gm) decreases with temperature.


Microelectronics Journal | 2009

Design of SCR-based ESD protection device for power clamp using deep-submicron CMOS technology

Yong-Seo Koo; Kwang-Yeob Lee; Kui-Dong Kim; Jong-Ki Kwon


Journal of IKEEE | 2005

A Study on the Novel SCR NANO ESD Protection Device Design and fabrication

Kui-Dong Kim; Jo-Woon Lee; Sang-Jo Park; Yoon-Sik Lee; Yong-Seo Koo


ICEIC : International Conference on Electronics, Informations and Communications | 2008

The Design of DC-DC Converter with DTMOS Switch

Yong-Seo Koo; Ka-San Ha; Kwang-Yeob Lee; Jae-Chang Kwak; Kui-Dong Kim; Jong-Ki Kwon


ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications | 2009

ESD Protection Circuit with Low Trigger Voltage and Low Leakage Current using Gate-Substrate Triggered Technique

Jong-Il Won; Hyun-Duck Lee; Kui-Dong Kim; Jong-Kee Kwon; Yong-Seo Koo


ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications | 2008

Analysis of the IGBT with improved trade-off characteristic between conduction and turn-off losses

Samuell Shin; Jong-Il Won; Kui-Dong Kim; Jong-Ki Kwon; Yong-Seo Koo


ICEIC : International Conference on Electronics, Informations and Communications | 2008

A Low-Voltage-Triggering-Dual-directional SCR Device for ESD Protection

Kwang-Yeob Lee; Jung-Man Son; Yong-Seo Koo; Jae-Chang Kwak; Kui-Dong Kim; Jong-Ki Kwon


Archive | 2007

TheDesign ofLVDSTransmitter withESD Protection Circuit using BiCMOSTechnologies

Yong-Seo Koo; Jae-Hyun Lee; Kwang-Yeob Lee; Jae-Chang Kwak; Kui-Dong Kim; Jungneung-Dong Sungbuk-ku; Gajeong-Dong Yuerong-Gu

Collaboration


Dive into the Kui-Dong Kim's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar

Jong-Ki Kwon

Electronics and Telecommunications Research Institute

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Jong-Kee Kwon

Electronics and Telecommunications Research Institute

View shared research outputs
Researchain Logo
Decentralizing Knowledge