Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Naveen Tipirneni is active.

Publication


Featured researches published by Naveen Tipirneni.


international reliability physics symposium | 2014

Current collapse in GaN heterojunction field effect transistors for high-voltage switching applications

Jungwoo Joh; Naveen Tipirneni; Sameer Pendharkar; Srikanth Krishnan

We have investigated current collapse in GaN heterojunction field effect transistors (HFETs) for high voltage power switching applications. With a novel technique in which the gate and drain pulses are controlled independently, we have measured the current collapse under various switching conditions. We found that the current collapse improves under hard switching in which the loadline passes through high current and high voltage area. This was attributed to holes that are generated through impact ionization and compensate trapped electrons at device surface. We show that optimized field plate and surface treatment significantly improves the current collapse for high voltage GaN HFETs.


Archive | 2014

RESURF III-nitride HEMTs

Naveen Tipirneni; Sameer Pendharkar; Jungwoo Joh


Archive | 2013

BI-DIRECTIONAL GALLIUM NITRIDE SWITCH WITH SELF-MANAGED SUBSTRATE BIAS

Sandeep R. Bahl; Matthew Senesky; Naveen Tipirneni; David I. Anderson; Sameer Pendharkar


Archive | 2016

AVALANCHE ENERGY HANDLING CAPABLE III-NITRIDE TRANSISTORS

Sameer Pendharkar; Naveen Tipirneni


Archive | 2014

Stepped dielectric for field plate formation

Sameer Pendharkar; Naveen Tipirneni


Archive | 2012

GROUP III-V ENHANCEMENT MODE TRANSISTOR WITH THYRISTOR GATE

Naveen Tipirneni; Sameer Pendharkar


Archive | 2015

III-NITRIDE DEVICE AND METHOD HAVING A GATE ISOLATING STRUCTURE

Sameer Pendharkar; Naveen Tipirneni; Jungwoo Joh


Archive | 2015

Driver for normally on III-nitride transistors to get normally-off functionality

Sameer Pendharkar; Naveen Tipirneni


Archive | 2014

III-NITRIDE TRANSISTOR LAYOUT

Sameer Pendharkar; Naveen Tipirneni; Jungwoo Joh


Archive | 2013

III-NITRIDE ENHANCEMENT MODE TRANSISTORS WITH TUNABLE AND HIGH GATE-SOURCE VOLTAGE RATING

Sameer Pendharkar; Naveen Tipirneni

Collaboration


Dive into the Naveen Tipirneni's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge