Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Se-young Jeong is active.

Publication


Featured researches published by Se-young Jeong.


Microelectronics Reliability | 2006

Structural reliability assessment of multi-stack package (MSP) under high temperature storage (HTS) testing condition

Seung Yun Yang; W. J. Lee; Se-young Jeong; S. J. Lee

Abstract Wire ball open failure at the interface of the gold wire and bonding pad of a multi-stack package (MSP) under high temperature storage (HTS) condition of 150 °C is studied. Failure analysis using FIB-SEM was conducted by in-plane moire interferometry and FEA to clarify the failure mechanism. The ball open failure due to Kirkendall void that results from metal diffusion at high temperature was accelerated by the tensile stress imposed at the gold wire. The tensile stress developed at the gold wire when packages showing different warpage behaviours were stacked. Mechanical interaction between top and bottom packages caused unstable warpage, readily twisted and saddled. The wire came in contact with the photo-sensitive solder resist (PSR) dam because of the unstable warpage and this contact resulted in tensile stress at the gold wires. Solder flux residues reacted with the encapsulant, and as a result, the encapsulant of the top package adhered to the chip of the bottom package, and this adherence created additional tensile stress at the gold wires. To reduce the tensile stress at the wires, the PSR dam was removed, loop shape was altered from 45° to 90°, water soluble flux was applied, and cleaning process was added. HTS reliability was significantly improved and guaranteed after reducing the tensile stress at the wires.


Archive | 2005

Method for manufacturing wafer level chip stack package

Soon-bum Kim; Ung-Kwang Kim; Kang-Wook Lee; Se-young Jeong; Young-hee Song; Sung-min Sim


Archive | 2006

Reinforced solder bump structure and method for forming a reinforced solder bump

Se-young Jeong; Nam-Seog Kim; Oh-se Yong; Soon-bum Kim; Sun-Young Park; Ju-hyun Lyu; In-Young Lee


Archive | 2008

Semiconductor Device and Method of Fabricating the Semiconductor Device

Se-young Jeong; Ho-geon Song; Ju-Il Choi; Jae-hyun Phee


Microelectronics Reliability | 2007

Growth of tin whiskers for lead-free plated leadframe packages in high humid environments and during thermal cycling

Yoshikuni Suwon Nakadaira; Se-young Jeong; Jong-Bo Shim; Jaiseok Seo; Sunhee Min; Tae-Je Cho; Sa-Yoon Kang; Se-Yong Oh


Archive | 2005

Semiconductor package having protective layer for re-routing lines and method of manufacturing the same

Jae-Sik Chung; Se-young Jeong; Dong-Hyeon Jang


Archive | 2011

Multi-layer tsv insulation and methods of fabricating the same

Ho-Jin Lee; Se-young Jeong; Jae-hyun Phee; Jung-Hwan Kim; Tae Hong Min


Archive | 2004

Flip chip device having supportable bar and mounting structure thereof

Se-young Jeong; Gu-Sung Kim; Nam-Seog Kim; Gi-Hwan Park; Se-Yong Oh; Soon-bum Kim; In-Young Lee


Archive | 2005

Fabrication method of wafer level chip scale packages

Soon-bum Kim; Ung-Kwang Kim; Keum-Hee Ma; Young-hee Song; Sung-min Sim; Se-Yong Oh; Kang-Wook Lee; Se-young Jeong


Archive | 2011

Semiconductor device, fabricating method thereof and semiconductor package including the semiconductor device

Ho-Jin Lee; Tae-Je Cho; Dong-Hyeon Jang; Ho-geon Song; Se-young Jeong; Un-Byoung Kang; Min-Seung Yoon

Collaboration


Dive into the Se-young Jeong's collaboration.

Researchain Logo
Decentralizing Knowledge